Multilevel step and flash imprint lithography for direct patterning of dielectrics

Wei-Lun Jen; Frank Palmieri; Brook Chao; Michael Lin; Jianjun Hao; Jordan Owens; Ken Sotoodeh; Robin Cheung; C. Grant Willson

doi:10.1117/12.711602

21 March 2007 Multilevel step and flash imprint lithography for direct patterning of dielectrics

Wei-Lun Jen, Frank Palmieri, Brook Chao, Michael Lin, Jianjun Hao, Jordan Owens, Ken Sotoodeh, Robin Cheung, C. Grant Willson

Author Affiliations +

Proceedings Volume 6517, Emerging Lithographic Technologies XI; 65170K (2007) https://doi.org/10.1117/12.711602
Event: SPIE Advanced Lithography, 2007, San Jose, California, United States

Abstract

Modern integrated circuit fabrication uses the dual damascene process to create the copper interconnects in the Back End of the Line (BEOL) processing. The number of wiring levels is increasing to eight or more in advanced microprocessors, and the complexity and cost of the BEOL processes is growing rapidly. An approach to dual damascene processing using Step and Flash Imprint Lithography (S-FIL®) in conjunction with Sacrificial Imprint Materials (SIM) offers the ability to pattern two levels of interconnect structures simultaneously. By using a multi-level imprint template built with both the via and trench structures, one imprint lithography step can produce the same structures as two photolithography steps, greatly reducing the number of patterning process steps in the BEOL layers. This paper presents progress in formulation of new sacrificial imprint materials and the development of S-FIL and etch processes to incorporate the SIM strategy. The SIM is formulated as a two-component system, with a tunable etch rate adjusted by the ratio of the monomer and cross-linker components. High quality imprints were produced with a multi-level template on wafers with blank films of black diamond® dielectric material. The quality of the multi-level pattern transfer from the SIM into black diamond was evaluated.

Citation Download Citation

Wei-Lun Jen, Frank Palmieri, Brook Chao, Michael Lin, Jianjun Hao, Jordan Owens, Ken Sotoodeh, Robin Cheung, and C. Grant Willson "Multilevel step and flash imprint lithography for direct patterning of dielectrics", Proc. SPIE 6517, Emerging Lithographic Technologies XI, 65170K (21 March 2007); https://doi.org/10.1117/12.711602

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available