Process window optimization of CPL mask for beyond 45-nm lithography

Soon Yoeng Tan; Qunying Lin; Cho Jui Tay; Chenggen Quan

doi:10.1117/12.712456

26 March 2007 Process window optimization of CPL mask for beyond 45nm lithography

Soon Yoeng Tan, Qunying Lin, Cho Jui Tay, Chenggen Quan

Proceedings Volume 6520, Optical Microlithography XX; 652029 (2007) https://doi.org/10.1117/12.712456
Event: SPIE Advanced Lithography, 2007, San Jose, California, United States

Abstract

Chromeless Phase Lithography (CPL) has been used in sub-wavelength lithography resolution enhancement techniques (RET). As the device line width gets smaller toward 45nm technology and beyond, CPL process window optimization plays an important role to extend the limit of current optical lithography. In this study, 4 major areas of process window optimization are performed. Firstly, CPL data handling optimization and three-zone layout splitting are studied. Mask data is split into pure phase, zebra and pure chrome type based on the feature size. At the resolution limit, pure phase mask data type is used because the MEEF is low. Zebra mask data type will be used for feature size that is bigger than 75nm, while pure chrome feature is applied for feature sizes that are bigger than 180nm. Secondly, OAI and customize illumination optimization are studied. The 2D overlap region of the diffraction order within the entrance pupil is analyzed. The investigation shows that process window can be improved through background noise reduction and illumination optimization. Thirdly, polarization impact on high NA application is studied. Simulation results have shown DoF can be improved through the effect of polarization. Lastly, CPL mask quartz depth optimization and the effects of phase variation are studied. The investigation shows 180 degrees phase is not optimized for 193nm lithography. The effective phase for 193nm CPL is at 205 deg. With the above process window optimization, CPL demonstrates reasonable good process window on wafer printing. DoF with more than 0.3um on 65nm line with 160nm pitch has been achieved with using CPL under 0.85NA.

Citation Download Citation

Soon Yoeng Tan, Qunying Lin, Cho Jui Tay, and Chenggen Quan "Process window optimization of CPL mask for beyond 45nm lithography", Proc. SPIE 6520, Optical Microlithography XX, 652029 (26 March 2007); https://doi.org/10.1117/12.712456

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Photomasks

Semiconducting wafers

Polarization

Lithography

Printing

Etching

Quartz

Show All Keywords

Keywords/Phrases

Search In:

Publication Years