Paper
28 November 2007 Implementation of real-time Laplacian pyramid image fusion processing based on FPGA
Yajun Song, Kun Gao, Guoqiang Ni, Rong Lu
Author Affiliations +
Abstract
In this paper, a novel method is proposed to implement Laplacian pyramid image fusion on FPGA. Firstly, implementation of image fusion algorithm based on Programable DSP (PDSP) and FPGA is compared, as well as the advantages of Laplacian pyramid for parallel processing. Secondly, the architecture and characters of Laplacian pyramid is analyzed in detail. Finally the related logical modules in FPGA are designed according to their functions of this algorithm, including controlling module, decomposing module, fusion module and reconstruction module. Inside the decomposing module, 3-stage pipeline is designed for decomposing images at each level. Three-level Laplacian pyramid image fusion algorithm is adopted through Verilog Hardware Description Language according to the designed methods forementioned. The design is verified on a real-time dual-channel image fusion system based on Virtex-4 SX35 FPGA. The experiment results show that the fusion system can realize real-time image fusion processing for dual channels 640×480 images at the rate of 25 frames per second. Comparing with input digital video stream, the output video stream delays less than 10 horizontal line clocks.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yajun Song, Kun Gao, Guoqiang Ni, and Rong Lu "Implementation of real-time Laplacian pyramid image fusion processing based on FPGA", Proc. SPIE 6833, Electronic Imaging and Multimedia Technology V, 683316 (28 November 2007); https://doi.org/10.1117/12.756574
Lens.org Logo
CITATIONS
Cited by 15 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image fusion

Field programmable gate arrays

Image processing

Reconstruction algorithms

Clocks

Video

Digital signal processing

RELATED CONTENT

Fractal engine
Proceedings of SPIE (January 17 1997)
Parallelism in the decoding of MPEG digital video
Proceedings of SPIE (December 29 1999)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top