Translator Disclaimer
26 February 2008 40-Gbps monolithically integrated transceivers in CMOS photonics
Author Affiliations +
We report on the development of single-chip, monolithically-integrated 40 Gbps transceivers built in a 130 nm SOI CMOS process as part of Phase II of the DARPA EPIC program. In this talk we give an overview of the system architecture, including the transmit and receive paths as well as the control systems. We report on the performance of the individual building blocks, and discuss a scaling to 100 Gbps and beyond single-chip transceivers built in CMOS photonics.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
T. Pinguet, B. Analui, G. Masini, V. Sadagopan, and S. Gloeckner "40-Gbps monolithically integrated transceivers in CMOS photonics", Proc. SPIE 6898, Silicon Photonics III, 689805 (26 February 2008);


Recent advances in manufactured silicon photonics
Proceedings of SPIE (February 02 2012)
10 Gb/s CMOS photonics technology
Proceedings of SPIE (February 10 2006)
A 40Gb CMOS photonics transceiver
Proceedings of SPIE (February 09 2007)
Si photonics technology for future optical interconnection
Proceedings of SPIE (December 14 2011)
10Gbps monolithic silicon FTTH transceiver for PON
Proceedings of SPIE (May 17 2010)

Back to Top