Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects

Trong-Hieu Ngo; Tae-Woo Lee; Hyo-Hoon Park

doi:10.1117/12.763154

Translator Disclaimer

8 February 2008 Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects

Trong-Hieu Ngo, Tae-Woo Lee, Hyo-Hoon Park

Author Affiliations +

Proceedings Volume 6899, Photonics Packaging, Integration, and Interconnects VIII; 68990T (2008) https://doi.org/10.1117/12.763154
Event: Integrated Optoelectronic Devices 2008, 2008, San Jose, California, United States

Abstract

A multi-channel gated-oscillator-based clock and data recovery (CDR) circuit for chip-to-chip optical link applications is proposed and designed. The key components of the proposed CDR are a charge-pump phase-locked loop (CPPLL), gated-oscillators, and decision circuits. The proposed multi-channel CDR has the center frequency of gated oscillator around 2.5 GHz; however, the input data rate of each channel can be up to 3.2 Gbps. It achieves an acquisition time of 1 μs. The power dissipation is 18.27 mW for the CPPLL and 21.21 mW for each channel of the CDR. The chip size of the CPPLL is 800×750 µm², while that of each channel of the CDR is 200×250 μm² in a 0.18 μm CMOS technology.

Citation Download Citation

Trong-Hieu Ngo, Tae-Woo Lee, and Hyo-Hoon Park "Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects", Proc. SPIE 6899, Photonics Packaging, Integration, and Interconnects VIII, 68990T (8 February 2008); https://doi.org/10.1117/12.763154

ACCESS THE FULL ARTICLE