Translator Disclaimer
Paper
8 February 2008 Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects
Author Affiliations +
Abstract
A multi-channel gated-oscillator-based clock and data recovery (CDR) circuit for chip-to-chip optical link applications is proposed and designed. The key components of the proposed CDR are a charge-pump phase-locked loop (CPPLL), gated-oscillators, and decision circuits. The proposed multi-channel CDR has the center frequency of gated oscillator around 2.5 GHz; however, the input data rate of each channel can be up to 3.2 Gbps. It achieves an acquisition time of 1 μs. The power dissipation is 18.27 mW for the CPPLL and 21.21 mW for each channel of the CDR. The chip size of the CPPLL is 800×750 µm2, while that of each channel of the CDR is 200×250 μm2 in a 0.18 μm CMOS technology.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Trong-Hieu Ngo, Tae-Woo Lee, and Hyo-Hoon Park "Multi-channel clock and data recovery circuit for chip-to-chip optical interconnects", Proc. SPIE 6899, Photonics Packaging, Integration, and Interconnects VIII, 68990T (8 February 2008); https://doi.org/10.1117/12.763154
PROCEEDINGS
11 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Low power laser driver design in 28nm CMOS for on...
Proceedings of SPIE (September 11 2015)
Power comparison of SRT and GST dividers
Proceedings of SPIE (October 02 1998)
Low power and high speed SerDes with new dynamic latch...
Proceedings of SPIE (January 17 2011)
A 1.2V 0.25 µm clock output pixel sensor with wide...
Proceedings of SPIE (March 07 2005)
Design of high speed burst mode clock and data recovery...
Proceedings of SPIE (October 13 2005)

Back to Top