Compensating for SSIS sizing/classification error in a defect review SEM world

David Ruprecht; Steve McGarvey

doi:10.1117/12.796645

16 April 2008 Compensating for SSIS sizing/classification error in a defect review SEM world

David Ruprecht, Steve McGarvey

Proceedings Volume 6922, Metrology, Inspection, and Process Control for Microlithography XXII; 692242 (2008) https://doi.org/10.1117/12.796645
Event: SPIE Advanced Lithography, 2008, San Jose, California, United States

Abstract

As the Integrated Circuit manufacturing market has begun a concerted effort toward the mass production of 45nm node material, the emergence of inaccurate defect sizing and subsequent mis-identification of surface and subsurface defects from Surface Scanning Inspection Systems (SSIS) has become a major impediment for accurate Scanning Electron Microscope (SEM) Automated Defect Redetection (ADR) and Automated Defect Classification (ADC). Due to the increased manufacturing cost of Silicon Wafers (Silicon on Insulator, Strained Silicon, Strained Silicon on Oxide, Silicon on Silicon Germanium) and the desire from IC manufacturing companies for a continually increasing level of Incoming Quality Assurance (IQA) wafer cleanliness, the cost of IC manufacturing has dramatically risen in recent years. The increased cost of manufacturing for both IC manufacturing and Silicon Wafer manufacturing is driving the requirement for a high throughput Defect Review SEM that is able to independently overcome the defect sizing and defect classification challenges from both the 45nm and 90nm nodes. The benefits of improved SEM ADR and ADC performance must not come at the expense of the SSIS throughput. This paper provides a study of the methods employed in multiple manufacturing lines to provide rapid feedback of yield impacting defects, allowing for improved root cause analysis and improved fab productivity.

Citation Download Citation

David Ruprecht and Steve McGarvey "Compensating for SSIS sizing/classification error in a defect review SEM world", Proc. SPIE 6922, Metrology, Inspection, and Process Control for Microlithography XXII, 692242 (16 April 2008); https://doi.org/10.1117/12.796645

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
21 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Scanning electron microscopy

Semiconducting wafers

Manufacturing

Silicon

Inspection

Image classification

Light scattering

Show All Keywords

Keywords/Phrases

Search In:

Publication Years