Translator Disclaimer
Paper
15 April 2008 An efficient real time superresolution ASIC system
Author Affiliations +
Abstract
Superresolution of images is an important step in many applications like target recognition where the input images are often grainy and of low quality due to bandwidth constraints. In this paper, we present a real-time superresolution application implemented in ASIC/FPGA hardware, and capable of 30 fps of superresolution by 16X in total pixels. Consecutive frames from the video sequence are grouped and the registered values between them are used to fill the pixels in the higher resolution image. The registration between consecutive frames is evaluated using the algorithm proposed by Schaum et al. The pixels are filled by averaging a fixed number of frames associated with the smallest error distances. The number of frames (the number of nearest neighbors) is a user defined parameter whereas the weights in the averaging process are decided by inverting the corresponding smallest error distances. Wiener filter is used to post process the image. Different input parameters, such as size of input image, enlarging factor and the number of nearest neighbors, can be tuned conveniently by the user. We use a maximum word size of 32 bits to implement the algorithm in Matlab Simulink as well as the hardware, which gives us a fine balance between the number of bits and performance. The algorithm performs with real time speed with very impressive superresolution results.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dikpal Reddy, Zhanfeng Yue, and Pankaj Topiwala "An efficient real time superresolution ASIC system", Proc. SPIE 6957, Enhanced and Synthetic Vision 2008, 695709 (15 April 2008); https://doi.org/10.1117/12.778108
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

On the visual quality enhancement of super-resolution images
Proceedings of SPIE (September 24 2011)
An improved real time superresolution FPGA system
Proceedings of SPIE (May 06 2009)
An improved multi-frame super-resolution technique
Proceedings of SPIE (April 13 2009)
Video super resolution from QVGA to HD in real...
Proceedings of SPIE (September 02 2009)

Back to Top