Paper
19 May 2008 A study of mask specification in spacer patterning technology
Hidefumi Mukai, Yuuji Kobayashi, Shinji Yamaguchi, Kenji Kawano, Kohji Hashimoto
Author Affiliations +
Abstract
A spacer patterning technology (SP) has the possibility of extending optical lithography to below 40nm half-pitch devices. Since the spacer patterning process necessitates somewhat more complicated wafer process flow, the CD variation on wafers involves more process error sources compared with conventional exposure patterning process. This implies that, for the spacer patterning process innovation in determining specifications for each unit process is requried. In particular, it is important to determine mask-related specifications in order to select high-end mask fabrication strategies for mask writing tools, mask process development, materials, inspection tools, and so on. The purpose of this paper is to discuss how to consider mask specification in spacer patterning process for 40nm half-pitch and beyond.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hidefumi Mukai, Yuuji Kobayashi, Shinji Yamaguchi, Kenji Kawano, and Kohji Hashimoto "A study of mask specification in spacer patterning technology", Proc. SPIE 7028, Photomask and Next-Generation Lithography Mask Technology XV, 702812 (19 May 2008); https://doi.org/10.1117/12.800464
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Critical dimension metrology

Photomasks

Optical lithography

Surface plasmons

Etching

Lithography

Line width roughness

Back to Top