Intrafield process control for 45 nm CMOS logic patterning

Bertrand Le Gratiet; Jean Massin; Alain Ostrovski; Cedric Monget; Marianne Decaux; Nicolas Thivolle; Romuald Faure; Fabrice Baron; Jean-Damien Chapon; Karen Dabertrand; Frank Sundermann; Pascal Gouraud; Laurène Babaud; Lionel Thevenon; Nicolas Cluet; Boris VandeWalle

doi:10.1117/12.812571

23 March 2009 Intrafield process control for 45 nm CMOS logic patterning

Bertrand Le Gratiet, Jean Massin, Alain Ostrovski, Cedric Monget, Marianne Decaux, Nicolas Thivolle, Romuald Faure, Fabrice Baron, Jean-Damien Chapon, Karen Dabertrand, Frank Sundermann, Pascal Gouraud, Laurène Babaud, Lionel Thevenon, Nicolas Cluet, Boris VandeWalle

Author Affiliations +

Proceedings Volume 7272, Metrology, Inspection, and Process Control for Microlithography XXIII; 72722P (2009) https://doi.org/10.1117/12.812571
Event: SPIE Advanced Lithography, 2009, San Jose, California, United States

Abstract

CMOS 45nm technology, and especially the logic gate patterning has led us to hunt for every nanometer we could found to reach aggressive targets in term of overall CD budget. We have presented last year a paper ("Process Control for 45 nm CMOS logic gate patterning " - B. Le Gratiet SPIE2008; 6922-33) showing the evaluation of our process at that time. One of the key item was the intrafield control. Preliminary data were presented regarding intrafield CD corrections using Dose Mapper^TM. Since then, more work has been done in this direction and not only for the GATE level. Depending on reticle specification grade, process MEEF and scanner performance, intrafield CD variation can reach quite high CD ranges and become a non negligeable part of the overall budget. Although reticles can achieve very good level of CD uniformity, they all have their own "footprint" which will becomes a systematic error. The key point then is to be able to measure this footprint and correct for it on the wafer. Scanners suppliers provide tools like Dose Mapper^TM to modify the intrafield exposure dose profile. Generating and using a proper exposure "subrecipe" requires intrafield in-line control needs on production wafers. This paper present a status of our work on this subject with some results related to global gate CMOS 45nm CD variability improvement including etch process compensation with Dose Mapper.

Citation Download Citation

Bertrand Le Gratiet, Jean Massin, Alain Ostrovski, Cedric Monget, Marianne Decaux, Nicolas Thivolle, Romuald Faure, Fabrice Baron, Jean-Damien Chapon, Karen Dabertrand, Frank Sundermann, Pascal Gouraud, Laurène Babaud, Lionel Thevenon, Nicolas Cluet, and Boris VandeWalle "Intrafield process control for 45 nm CMOS logic patterning", Proc. SPIE 7272, Metrology, Inspection, and Process Control for Microlithography XXIII, 72722P (23 March 2009); https://doi.org/10.1117/12.812571

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available