Translator Disclaimer
12 March 2009 Practical implementation of via and wire optimization at the SoC level
Author Affiliations +
In recent years, various DFM techniques are developed and adopted by the designers to improve circuit yield and reliability. The benefits from applying a DFM technique to a circuit often come at the expense of degrading other process or design attributes. In this paper, we discuss two widely deployed techniques: double vias and wire spreading/widening, show the benefits and trade-offs of their usage, and practical ways to implement them in SoC designs.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chi-Min Yuan, Guy Assad, Bob Jarvis, Marc Olivares, Lionel Riviere Cazaux, Puneet Sharma, Jayathi Subramanian, Matt Thompson, and Kevin Wu "Practical implementation of via and wire optimization at the SoC level", Proc. SPIE 7275, Design for Manufacturability through Design-Process Integration III, 72750S (12 March 2009);

Back to Top