Paper
12 March 2009 Variability aware interconnect timing models for double patterning
Author Affiliations +
Abstract
A compact model for estimating delay variations due to double patterning lithography process variations on interconnect layers is presented. Through process simulation and circuit analysis of one-dimensional interconnect topologies, the delay response from focus, exposure, and overlay is studied. Using a process window defined by 10% linewidth change from focus and exposure, and ±10% overlay error, a worst case change in delay of 3.9% is observed for an optimal buffer circuit. It is shown that such delay responses can be modeled using a second order polynomial function of process parameters. The impact of multiple interconnect variations in unique layout environments is studied using multiple segments of interconnects each experiencing different variations. The overall delay responses are then examined, and it is shown that for these layout structures, the separate variations combine in a manner that is both additive and subtractive, thereby reducing the overall delay variations.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eric Y. Chin and Andrew R. Neureuther "Variability aware interconnect timing models for double patterning", Proc. SPIE 7275, Design for Manufacturability through Design-Process Integration III, 727513 (12 March 2009); https://doi.org/10.1117/12.814281
Lens.org Logo
CITATIONS
Cited by 11 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Double patterning technology

Lithography

Capacitance

Critical dimension metrology

Metals

Optical lithography

Resistance

RELATED CONTENT


Back to Top