You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
28 May 2009Survey of reconfigurable architectures for multimedia applications
In a short period of time, the multimedia sector has quickly progressed trying to overcome the exigencies of the
customers in terms of transfer speeds, storage memory, image quality, and functionalities. In order to cope with this
stringent situation, different hardware devices have been developed as possible choices. Despite of the fact that not every
device is apt for implementing the high computational demands associated to multimedia applications; reconfigurable
architectures appear as ideal candidates to achieve these necessities. As a direct consequence, worldwide universities and
industries have incremented their research activity into this area, generating an important know-how base. In order to
sort all the information generated about this issue, this paper reviews the most recent reconfigurable architectures for
multimedia applications. As a result, this paper establishes the benefits and drawbacks of the different dynamically
reconfigurable architectures for multimedia applications according to their system-level design.
The alert did not successfully save. Please try again later.
T. Cervero, S. López, G. M. Callicó, F. Tobajas, V. de Armas, J. López, R. Sarmiento, "Survey of reconfigurable architectures for multimedia applications," Proc. SPIE 7363, VLSI Circuits and Systems IV, 736303 (28 May 2009); https://doi.org/10.1117/12.821713