Translator Disclaimer
28 May 2009 Survey of reconfigurable architectures for multimedia applications
Author Affiliations +
Proceedings Volume 7363, VLSI Circuits and Systems IV; 736303 (2009)
Event: SPIE Europe Microtechnologies for the New Millennium, 2009, Dresden, Germany
In a short period of time, the multimedia sector has quickly progressed trying to overcome the exigencies of the customers in terms of transfer speeds, storage memory, image quality, and functionalities. In order to cope with this stringent situation, different hardware devices have been developed as possible choices. Despite of the fact that not every device is apt for implementing the high computational demands associated to multimedia applications; reconfigurable architectures appear as ideal candidates to achieve these necessities. As a direct consequence, worldwide universities and industries have incremented their research activity into this area, generating an important know-how base. In order to sort all the information generated about this issue, this paper reviews the most recent reconfigurable architectures for multimedia applications. As a result, this paper establishes the benefits and drawbacks of the different dynamically reconfigurable architectures for multimedia applications according to their system-level design.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
T. Cervero, S. López, G. M. Callicó, F. Tobajas, V. de Armas, J. López, and R. Sarmiento "Survey of reconfigurable architectures for multimedia applications", Proc. SPIE 7363, VLSI Circuits and Systems IV, 736303 (28 May 2009);


DCT-based MPEG-2 programmable coprocessor
Proceedings of SPIE (December 20 2001)
32b RISC/DSP media processor: MediaDSP3201
Proceedings of SPIE (March 08 2005)
Implementing energy efficient embedded multimedia
Proceedings of SPIE (February 10 2006)
An Algorithmically Specialized Multiprocessor (MOSAIC)
Proceedings of SPIE (January 21 1988)
Array Processors: New Architectures for Vision
Proceedings of SPIE (December 11 1985)
System on chip architecture with media DSP and RISC core...
Proceedings of SPIE (February 10 2006)

Back to Top