Paper
27 May 2009 Decomposition algorithm for double patterning of contacts and via layers
A. El-Gamal, M. Al-lmam
Author Affiliations +
Proceedings Volume 7470, 25th European Mask and Lithography Conference; 747008 (2009) https://doi.org/10.1117/12.835169
Event: 25th European Mask and Lithography Conference, 2009, Dresden, Germany
Abstract
The Semi Conductors manufacturing processes have been, over the years, striving to shrink the dimensions of the devices that can be realized on silicon wafers from one technology node to the next. Utilization of optical lithography in the manufacturing process has enabled predictable process adjustments that can be put in place to allow for the next generation of smaller silicon devices. However after reaching ArF wavelength for source illumination, it became obvious that moving to the next smaller wavelength would cost a lot. Innovative Resolution Enhancement Techniques had to be researched, developed and implemented to enable the dimension shrink while utilizing the same illumination wavelength. Double patterning is among the techniques that can enable devices of 45nm and below dimensions. The technique relies on decomposing the exposure mask into two masks; each of the decomposed masks will have a relaxed mask features' pitch compared to the original mask, such that the relaxed pitches are resolvable by the illumination process. In this paper we present an implementation of a fast algorithm for pitch splitting of contact and via layer.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. El-Gamal and M. Al-lmam "Decomposition algorithm for double patterning of contacts and via layers", Proc. SPIE 7470, 25th European Mask and Lithography Conference, 747008 (27 May 2009); https://doi.org/10.1117/12.835169
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Double patterning technology

Silicon

Semiconducting wafers

Etching

Lithographic illumination

Manufacturing

Back to Top