Immersion lithography and double patterning in advanced microelectronics

T. Vandeweyer; J. Bekaert; M. Ercken; R. Gronheid; A. Miller; V. Truffert; S. Verhaegen; J. Versluijs; V. Wiaux; P. Wong; G. Vandenberghe; M. Maenhoudt

doi:10.1117/12.854658

26 February 2010 Immersion lithography and double patterning in advanced microelectronics

T. Vandeweyer, J. Bekaert, M. Ercken, R. Gronheid, A. Miller, V. Truffert, S. Verhaegen, J. Versluijs, V. Wiaux, P. Wong, G. Vandenberghe, M. Maenhoudt

Author Affiliations +

Proceedings Volume 7521, International Conference on Micro- and Nano-Electronics 2009; 752102 (2010) https://doi.org/10.1117/12.854658
Event: International Conference on Micro- and Nano-Electronics 2009, 2009, Zvenigorod, Russian Federation

Abstract

Several options are being explored to extend device scaling towards and beyond the 32nm Half Pitch (HP) using the current immersion lithography tools and this in order to compete with the costly EUV technology that is still under development. These extension techniques all involve compromises between design and process. In this paper, several options for the extension beyond the 32nm HP node are investigated and illustrated with experimental results. In a first stage, a litho-friendly design is created, enabling the scalability by lithography. Secondly, aerial image contrast and pitch can be pushed to the ultimate limits by splitting the design into two masks. One mask contains horizontal features and the other one vertical features and both will be printed with extreme off-axis illumination. Double Patterning (DP) is the next step which enables pitch scaling beyond the limits of 1.35NA exposures. The most common double patterning technique used is litho-etch-litho-etch. A splitted design is recombined through two subsequent patterning steps. Self- Aligned Double Patterning is another pitch doubling technique, interesting for one-dimensional designs on narrow pitches. Next to it, alternative, more cost effective DP approaches are discussed. These techniques show the capability of immersion lithography and double patterning to scale beyond the 32nm HP node.

Citation Download Citation

T. Vandeweyer, J. Bekaert, M. Ercken, R. Gronheid, A. Miller, V. Truffert, S. Verhaegen, J. Versluijs, V. Wiaux, P. Wong, G. Vandenberghe, and M. Maenhoudt "Immersion lithography and double patterning in advanced microelectronics", Proc. SPIE 7521, International Conference on Micro- and Nano-Electronics 2009, 752102 (26 February 2010); https://doi.org/10.1117/12.854658

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available