Process window and integration results for full-chip model-based assist-feature placement at the 32 nm node and below

Ji Li; Gerard Luk-Pat; Amyn Poonawala; Kevin Lucas; Ben Painter

doi:10.1117/12.848443

10 March 2010 Process window and integration results for full-chip model-based assist-feature placement at the 32 nm node and below

Ji Li, Gerard Luk-Pat, Amyn Poonawala, Kevin Lucas, Ben Painter

Author Affiliations +

Proceedings Volume 7640, Optical Microlithography XXIII; 76401W (2010) https://doi.org/10.1117/12.848443
Event: SPIE Advanced Lithography, 2010, San Jose, California, United States

Abstract

Model-based assist-feature (MBAF) placement has been shown to have considerable lithographic benefits vs. rule-based assist-feature (RBAF) placement for advanced technology-node requirements. For very strong off-axis illumination, MBAF-placement methods offer improved process window, especially for so-called forbidden pitch regions, and greatly simplified tuning of AF-placement parameters. Historically, however, MBAF-placement methods had difficulties with full-chip runtime, friendliness to mask manufacturing (e.g., mask rule checks or MRCs), and methods to ensure that placed AFs do not print on-wafer. Therefore, despite their known limitations, RBAF-placement methods were still the industry de facto solution through the 45 nm technology node. In this paper, we highlight recent manufacturability advances for MBAFs by a detailed comparison of MBAF and RBAF methods. The MBAF method employed uses Inverse Mask Technology (IMT) to optimize AF placement, size, shape, and software runtime, to meet the production requirements of the 28 nm technology node and below. MBAF vs. RBAF results are presented for process window performance, and MBAF vs. OPC results are presented for full-chip runtimes. The final results show that MBAF methods have process-window advantages for technology nodes below 45 nm, with runtimes that are comparable to OPC.

Citation Download Citation

Ji Li, Gerard Luk-Pat, Amyn Poonawala, Kevin Lucas, and Ben Painter "Process window and integration results for full-chip model-based assist-feature placement at the 32 nm node and below", Proc. SPIE 7640, Optical Microlithography XXIII, 76401W (10 March 2010); https://doi.org/10.1117/12.848443

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Atrial fibrillation

Optical proximity correction

Photomasks

Model-based design

Cadmium sulfide

Critical dimension metrology

Manufacturing

Show All Keywords

Keywords/Phrases

Search In:

Publication Years