Mask enhancer technology with source mask optimization (SMO) for 2Xnm-node logic layout gate fabrication

Takashi Matsuda; Shigeo Irie; Tadami Shimizu; Takashi Yuito; Yasuko Tabata; Yuuji Nonami; Akio Misaka; Taichi Koizumi; Masaru Sasago

doi:10.1117/12.878727

22 March 2011 Mask enhancer technology with source mask optimization (SMO) for 2Xnm-node logic layout gate fabrication

Takashi Matsuda, Shigeo Irie, Tadami Shimizu, Takashi Yuito, Yasuko Tabata, Yuuji Nonami, Akio Misaka, Taichi Koizumi, Masaru Sasago

Author Affiliations +

Proceedings Volume 7973, Optical Microlithography XXIV; 797316 (2011) https://doi.org/10.1117/12.878727
Event: SPIE Advanced Lithography, 2011, San Jose, California, United States

Abstract

Strong resolution enhancement technologies (RETs) combined with hyper-NA ArF immersion lithography with source and mask optimization (SMO) have become necessary to achieve sufficient resolution in 2Xnm node devices. Conventional SMO methods have focused on minimizing the edge placement error and/or the cost functions of dose, focus, and mask errors. This has not, however, resolved the conflict between line and gap patterns on logic gate layouts. One issue remaining in particular is the mask error enhancement factor (MEEF). Furthermore, the pattern shapes at the line end gaps of SRAM gates remain a major challenge for logic device manufacturers. To overcome these problems, we explain the importance of controlling the light intensity profiles at line end gaps, focusing on a Panasonic product called "Mask Enhancer" that comprises an attenuated mask with a phase shifting aperture and enables light intensity profiles to be controlled easily. We demonstrate the product's effectiveness in printing gates with optimized illumination source shapes. A simulation experiment and a feasibility study confirmed that Mask Enhancer can improve the MEEF and pattern shapes at the line ends of SRAM gates.

Citation Download Citation

Takashi Matsuda, Shigeo Irie, Tadami Shimizu, Takashi Yuito, Yasuko Tabata, Yuuji Nonami, Akio Misaka, Taichi Koizumi, and Masaru Sasago "Mask enhancer technology with source mask optimization (SMO) for 2Xnm-node logic layout gate fabrication", Proc. SPIE 7973, Optical Microlithography XXIV, 797316 (22 March 2011); https://doi.org/10.1117/12.878727

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
10 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Photomasks

Source mask optimization

Binary data

Halftones

Lithographic illumination

Logic devices

Phase shifts

Show All Keywords

Keywords/Phrases

Search In:

Publication Years