Validation of process cost effective layout refinement utilizing design intent

Sachiko Kobayashi; Atsuhiko Ikeuchi; Kazunari Kimura; Toshiya Kotani; Satoshi Tanaka; Suigen Kyoh; Shimon Maeda; Soichi Inoue

doi:10.1117/12.881485

4 April 2011 Validation of process cost effective layout refinement utilizing design intent

Sachiko Kobayashi, Atsuhiko Ikeuchi, Kazunari Kimura, Toshiya Kotani, Satoshi Tanaka, Suigen Kyoh, Shimon Maeda, Soichi Inoue

Author Affiliations +

Proceedings Volume 7974, Design for Manufacturability through Design-Process Integration V; 79740G (2011) https://doi.org/10.1117/12.881485
Event: SPIE Advanced Lithography, 2011, San Jose, California, United States

Abstract

Continuous shrinkage of design rule (DR) in ultra-large-scale integrated circuit (ULSI) devices brings about greater difficulty in the manufacturing process. The keys to meeting small process margin are adequate extraction of critical dimension (CD) tolerance for each object and budgeting the tolerance for each process step. Furthermore, to extract adequate tolerance, design intent in terms of electrical behavior should be carefully considered. Electrical behavior is carefully verified in design stages using various electronic design automation (EDA) tools. However, once the design data is converted to layout data and signed off, most of the design intent is abandoned and unrecognized in the process stage. Thus, instead of essential tolerance assignment according to layout-related design intent, uniform and redundant tolerance is used, and so excess tolerance is assigned for some layouts. To solve the problem described above, a tolerance-based manufacturing system utilizing flexible layout-dependent speculation derived from design intent has been discussed. In this paper, test flow utilizing design intent is developed. In the flow, electrical small-margin spots are extracted, verified with customized criteria according to the tolerance derived from design intent, and fixed in the process. The proposed flow is examined and validated for the application to 40nm node test chip.

Citation Download Citation

Sachiko Kobayashi, Atsuhiko Ikeuchi, Kazunari Kimura, Toshiya Kotani, Satoshi Tanaka, Suigen Kyoh, Shimon Maeda, and Soichi Inoue "Validation of process cost effective layout refinement utilizing design intent", Proc. SPIE 7974, Design for Manufacturability through Design-Process Integration V, 79740G (4 April 2011); https://doi.org/10.1117/12.881485

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Tolerancing

Manufacturing

Design for manufacturability

Integrated circuit design

Data conversion

Data processing

Electronic design automation

Show All Keywords

Keywords/Phrases

Search In:

Publication Years