Translator Disclaimer
1 April 2011 DOE experiment for scattering bars optimization at the 90nm node
Author Affiliations +
Proceedings Volume 7985, 27th European Mask and Lithography Conference; 79850R (2011)
Event: 27th European Mask and Lithography Conference, 2011, Dresden, Germany
Scattering bars (SB) are sub-resolution lines added to the original database during Resolution Enhancement Techniques (RET) treatments. Their goal is stabilizing the CD of the adjacent polygons (by suppressing or reducing secondary diffraction waves). SB increase the process window in the litho process by lowering the first derivative of the CD. Moreover, the detailed knowledge of SB behavior around the fab working point is a must for future shrinks and for preparing the next technology nodes. SB are inserted in the generation of critical levels for STMicroelectronics 90 nm technology embedded memories before invoking the Model for Optical Proximity Corrections (MBOPC). This allows the software to calculate their contribution to the intensity in the aerial image and integrate their effects in Edge Proximity Error (EPE) corrections. However the Rule-Based insertion of these assist features still leaves behind occurrences of conflicting priorities as in the image below. (See manuscript PDF)Detection of Hot Spots in 2D simulations for die treatment validation (done on BRION equipment on each critical level before mask making) is in most cases correlated with SB singularities, at least for CD non-uniformity, bridging issues and necking in correspondence with OPC fragmentation effects. Within the framework of the MaXSSIMM project, we established a joint STMicroelectronics and Toppan Photomasks team to explore the influence of assist features (CD, distance), convex and concave corner rounding and CD uniformity by means of specific test patterns. The proposed study concerns the algorithms used to define the mask shop input as well as the physical mask etching. A set of test cases, based on elementary test patterns, each one including a list of geometrical variations, has been defined. As the number of configurations becomes rapidly very large (tens of thousands) we had to apply Design of Experiments (DOE) algorithms in order to reduce the number of measurements to a reasonable range (a few hundred). The proposed test cells have been inserted in the scribe lanes of an engineering Gate mask of one of STMicroelectronics' high volume products. Real Hot Spots, detected in the product chosen as the test vehicle, have also been submitted to the same variations and inserted in scribe blocks. In parallel with OPC-like scribe layouts, four best-guess treatments were applied, on the same critical mask, to assess transistor performance and yield impact by standard wafer splitting on engineering lots. The advanced binary 4×6" reticle for 193nm exposure has been manufactured by Toppan Photomasks in the AMTC facility in Dresden using the standard production process on the NuFlare5000 e-beam writing platform. The exploration of the parameter space around the current working point will determine if the current process settings already represent an optimum or if there is room for significant improvement of the wafer manufacturing process.
© (2011) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
G. Bouton, B. Connolly, D. Courboin, A. Di Giacomo, F. Gasnier, R. Lallement, D. Parker, M. Pindo, J. C. Richoilley, F. Royere, A. Rameau-Savio, and M. Tissier "DOE experiment for scattering bars optimization at the 90nm node", Proc. SPIE 7985, 27th European Mask and Lithography Conference, 79850R (1 April 2011);


OPC technology road map to 0.14-um design rules
Proceedings of SPIE (February 12 1997)
Manufacturability of a 0.18-um OPC technology
Proceedings of SPIE (August 25 1999)
Manufacturing and inspection of assist-bar-type OPC mask
Proceedings of SPIE (September 05 2001)
Mask cost and specification
Proceedings of SPIE (December 17 2003)
Improved manufacturability by OPC based on defocus data
Proceedings of SPIE (July 10 2003)
Line width verification for 0.18 and 0.25 um design...
Proceedings of SPIE (August 25 1999)

Back to Top