Chip-to-chip interconnects based on 3D stacking of optoelectrical dies on Si

P. Duan; O. Raz; B. E. Smalbrugge; J. Duis; H. J. S. Dorren

doi:10.1117/12.906373

2 February 2012 Chip-to-chip interconnects based on 3D stacking of optoelectrical dies on Si

P. Duan, O. Raz, B. E. Smalbrugge, J. Duis, H. J. S. Dorren

Proceedings Volume 8267, Optoelectronic Interconnects XII; 82670U (2012) https://doi.org/10.1117/12.906373
Event: SPIE OPTO, 2012, San Francisco, California, United States

Abstract

We demonstrate a new approach to increase the optical interconnection bandwidth density by stacking the opto-electrical dies directly on the CMOS driver. The suggested implementation is aiming to provide a wafer scale process which will make the use of wire bonding redundant and will allow for impedance matched metallic wiring between the electronic driving circuit and its opto-electronic counter part. We suggest the use of a thick photoresist ramp between CMOS driver and opto-electrical dies surface as the bridge for supporting co-plannar waveguides (CPW) electrically plated with lithographic accuracy. In this way all three dimensions of the interconnecting metal layer, width, length and thickness can be completely controlled. In this 1^st demonstration all processing is done on commercially available devices and products, and is compatible with CMOS processing technology. To test the applicability of CPW instead of wire bonds for interconnecting the CMOS circuit and opto-electronic chips, we have made test samples and tested their performance at speeds up to 10 Gbps. In this demonstration, a silicon substrate was used on which we evaporated gold co-planar waveguides (CPW) to mimic a wire on the driver. An optical link consisting of a VCSEL chip and a photodiode chip has been assembled and fully characterized using optical coupling into and out of a multimode fiber (MMF). A 10 Gb/s 2⁷-1 NRZ PRBS signal transmitted from one chip to another chip was detected error free. A 4 dB receiver sensitivity penalty is measured for the integrated device compared to a commercial link.

Citation Download Citation

P. Duan, O. Raz, B. E. Smalbrugge, J. Duis, and H. J. S. Dorren "Chip-to-chip interconnects based on 3D stacking of optoelectrical dies on Si", Proc. SPIE 8267, Optoelectronic Interconnects XII, 82670U (2 February 2012); https://doi.org/10.1117/12.906373

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available