Incremental circuit simulation for MOSFET circuits by using iterated timing analysis algorithm

Chun-Jung Chen

doi:10.1117/12.913598

1 October 2011 Incremental circuit simulation for MOSFET circuits by using iterated timing analysis algorithm

Chun-Jung Chen

Proceedings Volume 8285, International Conference on Graphic and Image Processing (ICGIP 2011); 82852V (2011) https://doi.org/10.1117/12.913598
Event: 2011 International Conference on Graphic and Image Processing, 2011, Cairo, Egypt

Abstract

Circuit simulation is important and time-consuming. The circuit level incremental simulation is a good strategy to reduce the simulation time, since most circuit designers use circuit simulators in a repeatedly-executing manner. This paper researches the incremental simulation by using the well-known ITA (Iterated Timing Analysis) algorithm for MOSFET circuits. Besides, a new incremental simulation strategy is presented. All proposed methods have been implemented and tested. Experimental results justify that ITA can undertake incremental simulation very well.

Citation Download Citation

Chun-Jung Chen "Incremental circuit simulation for MOSFET circuits by using iterated timing analysis algorithm", Proc. SPIE 8285, International Conference on Graphic and Image Processing (ICGIP 2011), 82852V (1 October 2011); https://doi.org/10.1117/12.913598

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available