Paper
5 April 2012 How to minimize CD variation and overlay degradation induced by film stress
Woo-Yung Jung, Yong-Hyun Lim, Shin-Ae Park, Sang-Joon Ahn, Ji-Hyun Lee, Jung-A Yoo, Seung-Ho Pyi, Jin-Woong Kim
Author Affiliations +
Abstract
It is getting harder to minimize feature size to satisfy bit growth requirement. 3D NAND flash memory has been developed to meet bit growth requirement without shrinking feature size. To increase the number of memory cells per unit area without shrinking feature size, we should increase the number of stacked film layers which finally become memory cells. Wafer warpage is induced by the stress between film and wafer. Both of film stress and wafer warpage increase in proportion to stacked film layers, and the increase of wafer warpage makes CD uniformity worse. Overlay degradation has no relation with wafer warpage, but has indirect relation with film stress. Wafer deformation in film deposition chamber is the source of overlay degradation. In this paper, we study the reasons why CD uniformity and overlay accuracy are affected by film stress, and suggest the methods which keep CD uniformity and overlay accuracy safe without additional processes.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Woo-Yung Jung, Yong-Hyun Lim, Shin-Ae Park, Sang-Joon Ahn, Ji-Hyun Lee, Jung-A Yoo, Seung-Ho Pyi, and Jin-Woong Kim "How to minimize CD variation and overlay degradation induced by film stress", Proc. SPIE 8324, Metrology, Inspection, and Process Control for Microlithography XXVI, 83242L (5 April 2012); https://doi.org/10.1117/12.916035
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Critical dimension metrology

Overlay metrology

Carbon

Photoresist processing

Optical lithography

Temperature metrology

Back to Top