Paper
1 January 1987 Optical Addressing Techniques For A Cmos Ram
W. H. Wu, L. A. Bergman, R. A. Allen, A. R. Johnston
Author Affiliations +
Proceedings Volume 0836, Optoelectronic Materials, Devices, Packaging, and Interconnects; (1987) https://doi.org/10.1117/12.967551
Event: Cambridge Symposium on Fiber Optics and Integrated Optoelectronics, 1987, Cambridge, MA, United States
Abstract
Progress on optically addressing a CMOS RAM for a feasibility demonstration of free space optical interconnection is reported in this paper. The optical RAM chip has been fabricated and functional testing is in progress. Initial results seem promising. New design and SPICE simulation of optical gate cell (OGC) circuits have been carried out to correct the slow fall time of the 'weak pull-down' OGC, which has been characterized experimentally and reported previously. Methods of reducing the response times of the photodiodes and the associated circuits are discussed. Even with the current photodiode, it appears that an OGC can be designed with a performance that is compatible with a CMOS circuit such as the RAM.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
W. H. Wu, L. A. Bergman, R. A. Allen, and A. R. Johnston "Optical Addressing Techniques For A Cmos Ram", Proc. SPIE 0836, Optoelectronic Materials, Devices, Packaging, and Interconnects, (1 January 1987); https://doi.org/10.1117/12.967551
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photodiodes

Device simulation

Diffusion

Free space optics

Holographic optical elements

Receivers

Sensors

RELATED CONTENT


Back to Top