Heterogeneous integration of epitaxial nanostructures: strategies and application drivers

Chi On Chui; Kyeong-Sik Shin; Jorge Kina; Kun-Huan Shih; Pritish Narayanan; C. Andras Moritz

doi:10.1117/12.970438

11 October 2012 Heterogeneous integration of epitaxial nanostructures: strategies and application drivers

Chi On Chui, Kyeong-Sik Shin, Jorge Kina, Kun-Huan Shih, Pritish Narayanan, C. Andras Moritz

Proceedings Volume 8467, Nanoepitaxy: Materials and Devices IV; 84670R (2012) https://doi.org/10.1117/12.970438
Event: SPIE NanoScience + Engineering, 2012, San Diego, California, United States

Abstract

In order to sustain the historic progress in information processing, transmission, and storage, concurrent integration of heterogeneous functionality and materials with fine granularity is clearly imperative for the best connectivity, system performance, and density metrics. In this paper, we review recent developments in heterogeneous integration of epitaxial nanostructures for their applications toward our envisioned device-level heterogeneity using computing nanofabrics. We first identify the unmet need for heterogeneous integration in modern nanoelectronics and review state-of-the-art assembly approaches for nanoscale computing fabrics. We also discuss the novel circuit application driver, known as Nanoscale Application Specific Integrated Circuits (NASICs), which promises an overall performance-power-density advantage over CMOS and embeds built-in defect and parameter variation resilience. At the device-level, we propose an innovative cross-nanowire field-effect transistor (xnwFET) structure that simultaneously offers high performance, low parasitics, good electrostatic control, ease-of-manufacturability, and resilience to process variation. In addition, we specify technology requirements for heterogeneous integration and present two wafer-scale strategies. The first strategy is based on ex situ assembly and stamping transfer of pre-synthesized epitaxial nanostructures that allows tight control over key nanofabric parameters. The second strategy is based on lithographic definition of epitaxial nanostructures on native substrates followed by their stamping transfer using VLSI foundry processes. Finally, we demonstrate the successful concurrent heterogeneous co-integration of silicon and III-V compound semiconductor epitaxial nanowire arrays onto the same hosting substrate over large area, at multiple locations, with fine granularity, close proximity and high yield.

Citation Download Citation

Chi On Chui, Kyeong-Sik Shin, Jorge Kina, Kun-Huan Shih, Pritish Narayanan, and C. Andras Moritz "Heterogeneous integration of epitaxial nanostructures: strategies and application drivers", Proc. SPIE 8467, Nanoepitaxy: Materials and Devices IV, 84670R (11 October 2012); https://doi.org/10.1117/12.970438

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available