Translator Disclaimer
5 December 2012 Design of dual-color ROIC with double sharing capacitor
Author Affiliations +
A readout integrated circuit (ROIC) for 320× 256 middle-wave and long-wave infrared focal plane arrays, is studied in this paper. This circuit operates in integrating-while-reading (IWR) mode with the frame rate higher than 100fps. A novel DI structure is used for signal acquisition of middle wave while BDI structure for long wave. It is common that trade-offs always exist between chip area and performances in integrated circuits design. In order to get high injection efficiency for BDI structure with small area, a four-transistor amplifier with a gain of 82dB is designed. The charge capacity of ROIC is also a key performance parameter when considering the noise and the large middle-wave and longwave photocurrent (up to 5nA and 100nA, respectively). A structure named double sharing capacitors (DSC) presented in this paper will be an effective solution to getting a large capacity in the limited 50 μm x 50 μm pitch area. DSC means that each integrating capacitor has two kinds of shares. One is between the integrating capacitor and another integrating capacitor which is in the adjacent pixel, and the other is between the integrating capacitor and the holding capacitor in the same pixel. By adopting the 0.35μm 2P4M mixed signal process, the DSC architecture can make the total effective charge capacity as high as 70Me- per pixel with 3V output range. According to the simulation results, this circuit works well under 5V power supply and achieves 2.5MHz data transmission rate, less than 0.1% nonlinearity. Its total power consumption is less than 110mW.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jie Zhou, Rui-jun Ding, Lei Gao, Guo-qiang Chen, Pan Wang, and Honglei Chen "Design of dual-color ROIC with double sharing capacitor", Proc. SPIE 8562, Infrared, Millimeter-Wave, and Terahertz Technologies II, 85620B (5 December 2012);


A 20MHz 15µm pitch 128x128 CTIA ROIC for InGaAs focal...
Proceedings of SPIE (November 11 2014)
Design of the small pixel pitch ROIC
Proceedings of SPIE (November 11 2014)
Design of a ROIC with 15um pitch for MWIR FPAs
Proceedings of SPIE (October 15 2015)
Design of 128×128 two-color IRFPA readout circuit
Proceedings of SPIE (October 15 2015)
A 0.35 µm CMOS 17 bit@40 kS s cascade 2...
Proceedings of SPIE (June 30 2005)

Back to Top