Architectural evaluation of dynamic and partial reconfigurable systems designed with DREAMS tool

Andrés Otero; Ángel Gallego; Eduardo de la Torre; Teresa Riesgo

doi:10.1117/12.2021271

Translator Disclaimer

28 May 2013 Architectural evaluation of dynamic and partial reconfigurable systems designed with DREAMS tool

Andrés Otero, Ángel Gallego, Eduardo de la Torre, Teresa Riesgo

Author Affiliations +

Proceedings Volume 8764, VLSI Circuits and Systems VI; 87640H (2013) https://doi.org/10.1117/12.2021271
Event: SPIE Microtechnologies, 2013, Grenoble, France

Abstract

Benefits of dynamic and partial reconfigurable systems are increasingly being more accepted by the industry. For this reason, SRAM-based FPGA manufacturers have improved, or even included for the first time, the support they offer for the design of this kind of systems. However, commercial tools still offer a poor flexibility, which leads to a limited efficiency. This is witnessed by the overhead introduced by the communication primitives, as well as by the inability to relocate reconfigurable modules, among others. For this reason, authors have proposed an academic design tool called DREAMS, which targets the design of dynamically reconfigurable systems. In this paper, main features offered by DREAMS are described, comparing them with existing commercial and academic tools. Moreover, a graphic user interface (GUI) is originally described in this work, with the aim of simplifying the design process, as well as to hide the low level device dependent details to the system designer. The overall goal is to increase the designer productivity. Using the graphic interface, different reconfigurable architectures are provided as design examples. Among them, both conventional slot-based architectures and mesh type designs have been included.

Citation Download Citation

Andrés Otero, Ángel Gallego, Eduardo de la Torre, and Teresa Riesgo "Architectural evaluation of dynamic and partial reconfigurable systems designed with DREAMS tool", Proc. SPIE 8764, VLSI Circuits and Systems VI, 87640H (28 May 2013); https://doi.org/10.1117/12.2021271

ACCESS THE FULL ARTICLE