Faster multiplier and squaring units for evaluation of powers and monomials: a hardware approach

Aparna Srinivasan

doi:10.1117/12.2010858

20 March 2013 Faster multiplier and squaring units for evaluation of powers and monomials: a hardware approach

Aparna Srinivasan

Proceedings Volume 8768, International Conference on Graphic and Image Processing (ICGIP 2012); 876822 (2013) https://doi.org/10.1117/12.2010858
Event: 2012 International Conference on Graphic and Image Processing, 2012, Singapore, Singapore

Abstract

In processors, especially DSPs, the most recurring operations are those that involve exponents and monomials. In this paper, the use of a multiplier and squaring technique based on Vedic mathematics is suggested. Algorithms for calculation of monomials and exponents that make use of the described hardware are also stated.

Citation Download Citation

Aparna Srinivasan "Faster multiplier and squaring units for evaluation of powers and monomials: a hardware approach", Proc. SPIE 8768, International Conference on Graphic and Image Processing (ICGIP 2012), 876822 (20 March 2013); https://doi.org/10.1117/12.2010858

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available