You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
18 March 2014EUV OPC modeling and correction requirements
In this paper we discuss the EUV OPC modeling challenges and potential solutions, as well as OPC integration
requirements to support the forthcoming application of EUV lithography. 10-nm-node OPC modeling is considered as
an example. Wafer and mask process data were collected for calibration and verification patterns, to understand the
mask making error/OPC model interactions. Several factors, including compact mask topography modeling impact, were
analyzed by means of rigorous simulations and model fitting. This was performed on a large-scale data set, to ensure
accurate characterization of the OPC modeling strategies, using a large number of patterns.
The alert did not successfully save. Please try again later.
Tamer H. Coskun, Tom Wallow, Gek Soon Chua, Keith Standiford, Craig Higgins, Yi Zou, "EUV OPC modeling and correction requirements," Proc. SPIE 9048, Extreme Ultraviolet (EUV) Lithography V, 90480W (18 March 2014); https://doi.org/10.1117/12.2046341