Nanoimprint system development and status for high volume semiconductor manufacturing

Hiroaki Takeishi; S.V. Sreenivasan

doi:10.1117/12.2087017

19 March 2015 Nanoimprint system development and status for high volume semiconductor manufacturing

Hiroaki Takeishi, S.V. Sreenivasan

Proceedings Volume 9423, Alternative Lithographic Technologies VII; 94230C (2015) https://doi.org/10.1117/12.2087017
Event: SPIE Advanced Lithography, 2015, San Jose, California, United States

Abstract

Imprint lithography has been shown to be an effective technique for replication of nano-scale features. Jet and Flash Imprint Lithography (J-FIL) involves the field-by-field deposition and exposure of a low viscosity resist deposited by jetting technology onto the substrate. The patterned mask is lowered into the fluid which then quickly flows into the relief patterns in the mask by capillary action. Following this filling step, the resist is cross-linked under UV radiation, and then the mask is removed, leaving a patterned resist on the substrate. Criteria specific to any lithographic process for the semiconductor industry include overlay, throughput and defectivity. The purpose of this paper is to describe the technology advancements made and introduce the new imprint systems that will be applied for the fabrication of advanced devices such as NAND Flash memory and DRAM. Overlay of better than 5nm (mean + 3sigma) has been demonstrated, and throughputs of 10 wafers per imprint station are now routinely achieved. Defectivity has been reduced by more than two orders of magnitude and particle adders within the tool have come down by approximately four orders of magnitude. A pilot line tool, the FPA-1100 NZ2, was used to generate most of the results in this work and conceptual plans are in place to address the requirements necessary for high volume manufacturing with an attractive cost of ownership relative to other HVM solutions for the semiconductor industry.

Citation Download Citation

Hiroaki Takeishi and S.V. Sreenivasan "Nanoimprint system development and status for high volume semiconductor manufacturing", Proc. SPIE 9423, Alternative Lithographic Technologies VII, 94230C (19 March 2015); https://doi.org/10.1117/12.2087017

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available