Sustainability and applicability of spacer-related patterning towards 7nm node

Kenichi Oyama; Shohei Yamauchi; Arisa Hara; Sakurako Natori; Masatoshi Yamato; Noriaki Okabe; Kyohei Koike; Hidetami Yaegashi

doi:10.1117/12.2085730

20 March 2015 Sustainability and applicability of spacer-related patterning towards 7nm node

Kenichi Oyama, Shohei Yamauchi, Arisa Hara, Sakurako Natori, Masatoshi Yamato, Noriaki Okabe, Kyohei Koike, Hidetami Yaegashi

Author Affiliations +

Proceedings Volume 9425, Advances in Patterning Materials and Processes XXXII; 942514 (2015) https://doi.org/10.1117/12.2085730
Event: SPIE Advanced Lithography, 2015, San Jose, California, United States

Abstract

Self-aligned multiple patterning technique has enabled the further down scaling through 193 immersion lithography extension [1-5]. In particular, focus on the logic device scaling, we have finished the verification of patterning technology of up to 10nm node [6-7], we will discuss about some patterning technologies that are required to 7nm node. For critical layers in FinFET devices that presume a 1D cell design, there is also a need not just for the scaling of grating patterns but also for pattern cutting process. In 7nm node, cutting number increase in metal or fin layer, and also pattern splitting of contact or via is complicated, so both cost reduction and process controllability including EPE are strongly required. For example, inverse hardmask scheme in metal layer can improve CD variation of the Cu wiring. Furthermore hole pattern shrink technology in contact layer, by the combination with the exposure technique which has k1 0.25 or less, can achieve both cost reduction and reducing the numbers of pitch splitting. This paper presents the possibility of immersion-based multiple patterning techniques for up to 7nm node.

Citation Download Citation

Kenichi Oyama, Shohei Yamauchi, Arisa Hara, Sakurako Natori, Masatoshi Yamato, Noriaki Okabe, Kyohei Koike, and Hidetami Yaegashi "Sustainability and applicability of spacer-related patterning towards 7nm node", Proc. SPIE 9425, Advances in Patterning Materials and Processes XXXII, 942514 (20 March 2015); https://doi.org/10.1117/12.2085730

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available