Paper
22 March 2016 Design for nanoimprint lithography: total layout refinement utilizing NIL process simulation
Author Affiliations +
Abstract
Technologies for pattern fabrication using Nanoimprint lithography (NIL) process are being developed for various devices. NIL is an attractive and promising candidate for its pattern fidelity toward 1z device fabrication without additional usage of double patterning process. Layout dependent hotspots become a significant issue for application in small pattern size device, and design for manufacturing (DFM) flow for imprint process becomes significantly important. In this paper, simulation of resist spread in fine pattern of various scales are demonstrated and the fluid models depending on the scale are proposed. DFM flow to prepare imprint friendly design, issues for sub-20 nm NIL are proposed.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sachiko Kobayashi, Motofumi Komori, Inanami Ryoichi, Kyoji Yamashita, Akiko Mimotogi, Ji-Young Im, Masayuki Hatano, Takuya Kono, and Shimon Maeda "Design for nanoimprint lithography: total layout refinement utilizing NIL process simulation", Proc. SPIE 9777, Alternative Lithographic Technologies VIII, 977708 (22 March 2016); https://doi.org/10.1117/12.2219052
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Nanoimprint lithography

Design for manufacturing

Photoresist processing

Computational lithography

Double patterning technology

Calibration

Lithography

Back to Top