You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
8 March 2016Process window optimizer for pattern based defect prediction on 28nm metal layer
At the 28nm technology node and below, hot spot prediction and process window control across production wafers have become increasingly critical. We establish proof off concept for ASML’s holistic lithography hot spot detection and defect monitoring flow, process window optimizer (PPWO), for a 228nm metal layer process. We demonstrate prediction and verification of defect occurrence on wafer that arise from focus variations exceeding process window margins of device hotspots. We also estimate the improvement potential if design aware scanner control was applied.
The alert did not successfully save. Please try again later.
P. Fanton, R. La Greca, V. Jain, C. Prentice, J.-G. Simiz, S. Hunsche, B. Le-Gratiet, L. Depre, "Process window optimizer for pattern based defect prediction on 28nm metal layer," Proc. SPIE 9778, Metrology, Inspection, and Process Control for Microlithography XXX, 97782O (8 March 2016); https://doi.org/10.1117/12.2220295