In this paper, overlay budget break was performed prior to experiments with the purpose of estimating amount of overlay improvement. And wafer to wafer correction was simulated to the specified layer of a 2x node DRAM device. As a result, not only maximum 94.4% of residual variation improvement is estimated, but also recognized that more samplings to cover all wafer’s behavior is inevitable. Integrated metrology with optimized sampling scheme was also introduced as a supportive method for more samplings. |
ACCESS THE FULL ARTICLE
No SPIE Account? Create one
Semiconducting wafers
Overlay metrology
Metrology
Lithography
Semiconductors
Computer simulations
Control systems