Noise characterization of IUCAA digital sampling array controller

Sabyasachi Chattopadhyay; A. N. Ramaprakash; Bhushan Joshi; Pravinkumar A. Chordia; Mahesh P. Burse; Kalpesh Chillal; Sakya Sinha; Sujit P. Punnadi; Ketan Rikame; Sungwook E. Hong; Dhruv Paranjpye; Haeun Chung; Changbom Park; Amitesh Omar

doi:10.1117/1.JATIS.4.3.036002

11 July 2018 Noise characterization of IUCAA digital sampling array controller

Sabyasachi Chattopadhyay, A. N. Ramaprakash, Bhushan Joshi, Pravinkumar A. Chordia, Mahesh P. Burse, Kalpesh Chillal, Sakya Sinha, Sujit P. Punnadi, Ketan Rikame, Sungwook E. Hong, Dhruv Paranjpye, Haeun Chung, Changbom Park, Amitesh Omar

Author Affiliations +

Journal of Astronomical Telescopes, Instruments, and Systems, Vol. 4, Issue 3, 036002 (July 2018). https://doi.org/10.1117/1.JATIS.4.3.036002

Abstract

The IUCAA digital sampling array controller (IDSAC) is a flexible and generic yet powerful CCD controller that can handle a wide range of scientific detectors. Based on an easily scalable modular backplane architecture consisting of single board controllers (SBC), IDSAC can control large detector arrays and mosaics. Each of the SBCs offers the full functionality required to control a CCD independently. The SBCs can be cold swapped without the need to reconfigure them. IDSAC is also available in a backplane-less architecture. Each SBC can handle data from up to four video channels with or without dummy outputs at speeds up to 500-kilo pixels per second (kPPS) per channel with a resolution of 16 bits. Communication with a Linux-based host computer is through a USB3.0 interface, with the option of using copper or optical fibers. A field programmable gate array (FPGA) is used as the master controller in each SBC, which allows great flexibility in optimizing performance by adjusting gain, timing signals, bias levels, etc., using user-editable configuration files without altering the circuit topology. Elimination of thermal kTC noise is achieved via digital correlated double sampling (DCDS). The number of digital samples per pixel (for both reset and signal levels) is user configurable. We present the results of noise performance characterization of IDSAC through simulation, theoretical modeling, and actual measurements. The contribution of different types of noise sources is modeled using a tool to predict noise of a generic DCDS signal chain analytically. The analytical model predicts the net input referenced noise of the signal chain to be 5 electrons for 200-k pixels/s per channel readout rate with three samples per pixel. Using a cryogenic test setup in the lab, the noise is measured to be 5.4 e (24.3 μV), for the same readout configuration. With a better-optimized configuration of 500-kPPS readout rate, the measured noise is down to 3.8 electrons RMS (17 μV), with three samples per interval.

Citation Download Citation

Sabyasachi Chattopadhyay, A. N. Ramaprakash, Bhushan Joshi, Pravinkumar A. Chordia, Mahesh P. Burse, Kalpesh Chillal, Sakya Sinha, Sujit P. Punnadi, Ketan Rikame, Sungwook E. Hong, Dhruv Paranjpye, Haeun Chung, Changbom Park, and Amitesh Omar "Noise characterization of IUCAA digital sampling array controller," Journal of Astronomical Telescopes, Instruments, and Systems 4(3), 036002 (11 July 2018). https://doi.org/10.1117/1.JATIS.4.3.036002

Received: 27 November 2017; Accepted: 22 June 2018; Published: 11 July 2018

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available