Graphical approach for multiple values logic minimization

Abdul Ahad Sami Awwal; Khan M. Iftekharuddin

doi:10.1117/1.602123

1 March 1999 Graphical approach for multiple values logic minimization

Abdul Ahad Sami Awwal, Khan M. Iftekharuddin

Optical Engineering, Vol. 38, Issue 3, (March 1999). https://doi.org/10.1117/1.602123

Multiple valued logic (MVL) is sought for designing high complexity, highly compact, parallel digital circuits. However, the practical realization of an MVL-based system is dependent on optimization of cost, which directly affects the optical setup. We propose a minimization technique for MVL logic optimization based on graphical visualization, such as a Karnaugh map. The proposed method is utilized to solve signed-digit binary and trinary logic minimization problems. The usefulness of the minimization technique is demonstrated for the optical implementation of MVL circuits.

Citation Download Citation

Abdul Ahad Sami Awwal and Khan M. Iftekharuddin "Graphical approach for multiple values logic minimization," Optical Engineering 38(3), (1 March 1999). https://doi.org/10.1117/1.602123

Published: 1 March 1999

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available