Ms. Avantika Sodhi Profile

Avantika Sodhi

at Univ California Santa Barbara

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 6 March 2013 Paper

Heterogeneous optoelectronic integration using locally polymerized imprinted hard mask

Avantika Sodhi, Samuel Beach, Luis Chen, Matt Jacob-Mitos, Jonathan Roth, John Bowers, Luke Theogarajan

Proceedings Volume 8628, 86280K (2013) https://doi.org/10.1117/12.2003213

KEYWORDS: Photonic integrated circuits, Silicon, Metals, Integrated optics, Photomasks, Optical alignment, Polymers, Waveguides, Etching, Switches

Read Abstract +

This paper presents a novel technique for the integration of Complementary Metal-Oxide Semiconductor (CMOS) chip with a Photonic Integrated Circuit (PIC). This proposed technique is demonstrated by integrating a PIC comprising of 2X2 optical switches and a CMOS header processor, implemented in the IBM 130nm CMOS technology. The processor configures the switch fabric on the PIC allowing for the design of ultra-fast low-power optical packet switching. An innovative CMOS chip based imprinted hard mask technique, utilizing a heat curable Polydimethylsiloxane (PDMS), allows for accurate microfabrication of wafer-scale sockets. The fabricated sockets in the PIC are at-most 9 μm larger than the chip on all sides. Accurate alignment between chips is achieved by using bottom side contact lithography printer to pattern alignment marks on the backside of the chip, making the process insensitive to chip size variations. Independent temperature control of the arm and the stage in the flip-chip bonder enables localized polymerization of PDMS to form imprinted hard mask for integration of PIC with more than one CMOS chip, enabling seamless multichip integration. The horizontal gap and the vertical displacement between the chip and the PIC were 7 and 0.5 um respectively. Electrical connections between the CMOS chip and the PIC were patterned and tested both electrically and optically. These measurements show that the functionality of the PIC and the CMOS chip were not affected by the integration process.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years