Mr. Bartlomiej P. Swiercz Profile

Bartlomiej P. Swiercz

at Lodz Univ of Technology

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 12 October 2006 Paper

Fault-tolerant VHDL descriptions: a case study for SEU-tolerant digital library

M. Tomczak, B. Swiercz, A. Napieralski

Proceedings Volume 6347, 63470D (2006) https://doi.org/10.1117/12.714525

KEYWORDS: Field programmable gate arrays, Particles, Logic, Clocks, Transistors, Digital libraries, Commercial off the shelf technology, Radiation effects, Control systems design, Electronic components

Read Abstract +

This paper presents a new cost-effective method of designing Single Event Upset (SEU)-tolerant digital systems based on Commercial-Off-The-Shelf (COTS) Field-Programmable-Gate-Array (FPGA) devices. The project was carried out in cooperation of Technical University of Lodz (TUL) with Deutsches Elektronen-Synchrotron (DESY). DESY is a high-energy particle physics research centre, located in Hamburg, Germany, and has been chosen as a home site for a new generation particle collider - X-Ray Free Electron Laser (X-FEL) accelerator. A need of implementing digital control systems inside accelerators main tunnel, brought a new hardware approach to low-cost design reliable compex circuits with respect to Single Event Effects (SEEs). The goal was to develop a high performance method without modifications in the FPGA architecture and without high area penalties. A SEU-tolerant, digital library has been created. From basic gates, through combinational and sequential cells to some more sophisticated units like memory blocks, code converters or arithmetical functions cells, in all elements upset detection and mitigation schemes have been implemented. The library was described in Very High Speed Integrated Circuit Hardware Description Language (VHDL).

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years