KEYWORDS: Digital signal processing, Data communications, Computer architecture, Control systems, Computing systems, Telecommunications, Data processing, Computer security, Field programmable gate arrays, Safety
There has been a vast increase in the accumulation and communication of digital computer data in both the private and public sectors, much of this information has a significant value and requires protection. Encryption is an effective measure to be used in data security applications. With proper management controls, adequate implementation specifications, and applicable usage guidelines, data encryption no only aid in protection on data communication but can provide protection for a myriad of specific data processing applications. DSP is becoming more and more popular for their fast execution of instruction, wide applicability and relative low cost. Using DSP as processing unit to implement complex data encryption algorithms is a good idea. We developed a DSP based Data Encryption Communication System (D-DECS in abbreviation) to implement real-time data security applications. This paper not only presents a new architecture-- Single-Program and Multiple-Data stream (SPMD in abbreviation) architecture to build D-DECS, but also give out the complete features about hardware and software of the D-DECS we developed. Finally, we achieved a result that the D-DECS based on SPMD architecture has both good performance and nice flexibility to meet various requirements under different situations.
KEYWORDS: Image processing, Array processing, Parallel computing, Real time image processing, Image storage, Digital signal processing, Data processing, Parallel processing, Software development, Target detection
This paper will describe the embedded SIMD massively parallel processor that we have developed for real-time image processing applications, such as real-time small target detection and tracking and video processing. The processor array is based on SIMD chip BAP-128 designed by our own, and uses high performance DSP TMS320C31, which can effectively perform serial and floating point calculations, as the host of the SIMD processor array. As a result, the system is able to perform a variety of image processing tasks in real-time. Furthermore, the processor will be connected with a MIMD parallel processor to construct a heterogeneously parallel processor for more complex real- time ATR (Automatic Target Recognition) and computer vision applications.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.