Mr. Duk Joong Kim Profile

Duk Joong Kim

at Boston Univ

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 23 January 2006 Paper

Chip-scale integrated driver for electrostatic DM control

Duk Joong Kim, Thomas Bifano, Steven Cornelissen, Allyn Hubbard

Proceedings Volume 6113, 61130X (2006) https://doi.org/10.1117/12.651328

KEYWORDS: Microelectromechanical systems, Mirrors, Electrodes, Switches, Resistors, Actuators, Logic, Electronics, Binary data, Transistors

Read Abstract +

A CMOS electronics driver chip to control a deformable MEMS mirror has been developed. With the advances in CMOS technology, it has become possible to design and fabricate electronics operable at higher voltages than those in traditional integrated circuits. Since MEMS structures require relatively high operating voltages to achieve electrostatic force, these high voltage CMOS processes offer promise for miniaturization of the corresponding drivers. Using the capability of low voltage logic together with high voltage output stages, a compact driver chip has been designed and fabricated. The chip was developed and fabricated though a high voltage CMOS process. The driver is digitally controlled through address and data input bits, and through a smart low-voltage to high-voltage transition output stage, voltages of up to 300V are output to each mirror electrode. A compact design allows the control of 144 channels through a single chip with 8-bit resolution at 100Hz refresh rate. The low-voltage stage consists of address logic together with latch stages to store the data, which in turn is converted to a high voltage signal through a current mode, binary weighted scheme. This technique combines the digital-to-analogue conversion stage and a high-voltage amplifier stage, thus saving on substrate area. Using this method, the 144 channel high-voltage driver was fabricated on a single chip less than 3.5cm² in area. In this paper, design, fabrication and testing of these drivers are reported.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years