This will count as one of your downloads.
You will have access to both the presentation and article (if available).
Imec has already evaluated on test chip vehicles with different patterning approaches: 193i SAQP (Self-Aligned Quadruple Patterning), LE3 (triple patterning Litho Etch), tone inversion, EUV SE (Single Exposure) with SMO (Source-mask optimization). Following the run path in the technology development for EUV insertion, imec N7 platform (iN7, corresponding node to the foundry N5) is developed for those BEoL layers.
In this paper, following technical motivation and development learning, a comparison between the iArF SAQP/EUV block hybrid integration scheme and a single patterning EUV flow is proposed. These two integration patterning options will be finally compared from current morphological and electrical criteria.
Regarding the metal 2 layer, imec is evaluating two integration approaches: EUV single print and SAQP+EUV Block. Extensive work is reported on both approaches2,3. The work detailed in this paper will deal about the computational work done prior to tape-out for the EUV direct print option.
We will discuss the EUV source mask optimization for an ASML NXE:3300 EUV scanner. Afterwards we will shortly touch upon OPC compact modeling and more extensively on OPC itself. Based on the current design rules and MRC, printability checks indicate that only limited process windows are obtained. We propose ways to improve the printability through MRC and design. Applying those changes can potentially lead to a sufficient process window.
Even in a 1D design style, single exposure of the 16 nm half-pitch M2 layer is very challenging for EUV lithography, because of its tight tip-to-tip configurations. Therefore, the industry is considering the hybrid use of ArFi-based SAQP combined with EUV Block as an alternative to EUV single exposure. As a consequence, the EUV Block layer may be one of the first layers to adopt EUV lithography in HVM.
In this paper, we report on the imec iN7 SAQP + Block litho performance and process integration, targeting the M2 patterning for a 7.5 track logic design. The Block layer is exposed on an ASML NXE:3300 EUV-scanner at imec, using optimized illumination conditions and state-of-the-art metal-containing negative tone resist (Inpria). Subsequently, the SAQP and block structures are characterized in a morphological study, assessing pattern fidelity and CD/EPE variability. The work is an experimental feasibility study of EUV insertion, for SAQP + Block M2 patterning on an industry-relevant N5 use-case.
Evaluation of non-actinic EUV mask inspection and defect printability on multiple EUV mask absorbers
The advent of ultra high numerical aperture (NA) systems enabled by immersion lithography has quickly brought polarization toward the top of the lithographer's list of concerns. A high index liquid between the resist and the last lens element allows better resolution by enabling larger angles of incidence, and thus more diffraction energy to couple into the resist. However various polarizing effects can become severe with these large angles of incidence. Most notably contrast from the TM component drops to near or below zero. Thus, the engineering of polarization states is becoming a necessary resolution enhancement technique. Consequently, understanding and controlling polarization throughout all components of the optical system become critical.
This course provides the lithographer a basic knowledge of polarization and its application to high-NA imaging. After an introduction to the concept of polarization and the various ways it can be represented, both the benefits and limitations of its application to lithography are discussed. The polarizing effects of each component of the optical system are addressed, offering an understanding of their ultimate impact on imaging.
View contact details
No SPIE Account? Create one
