Time domain reflectometry (TDR) has been commonly used for testing cable for years. The waveform attenuation and
distortion of TDR pulse is an inherent problem for the correct definition of arrival time and propagation velocity of
traveling wave. For the purpose of obtaining the required information of incident and reflected pulse waveform, a highspeed
random equivalent sampling (RES) system with 65ps sampling resolution is proposed for a high-resolution TDR.
The problem of data storage and communication caused by high sampling rate is solved by using both digital signal
processors (DSP) and field programmable gate arrays (FPGA). The detail architecture of the implemented circuit and
software is described, including the control logic and data processing algorithm. The real-time sampling rate of the
system is up to 125MHz, with 15.4GHz equivalent sampling bandwidth. The test results show that the proposed system
can be used as a high-speed data acquisition and processing unit.
KEYWORDS: Digital signal processing, Data acquisition, Time metrology, Field programmable gate arrays, Clocks, Signal processing, Analog electronics, Wave propagation, Signal attenuation, Distortion
Single ended traveling wave fault location technology has been commonly used for testing cable for years. The
waveform attenuation and distortion of the reflected pulse is an inherent problem to define the arrival time and the
propagation velocity of traveling wave correctly. Aim at obtaining the required information of the incident and reflected
pulse waveform, a high-speed data acquisition system is designed based on the technology of random equivalent
sampling (RES). And the problem of data storage and communication caused by high sampling rate is solved. The high-speed
data acquisition system consists of fine time interval measurement module with 65ps resolution which is the key
technology of RES, relatively low-speed A/D converter, Field Programmable Gate Array (FPGA), high-speed
Synchronous Dual-Port RAM buffering storage and high performance programmable digital signal processors (DSP).
The data acquisition and storing of the system is realized with FPGA and DSP as the core. The system promises
15.4GHz equivalent sampling rates with 125MHz real-time sampling rate. Experiment proved that the high-speed data
acquisition system is stable and accurate.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.