Mr. Luke Kok Chin Ng Profile

Luke Kok Chin Ng

Senior Process Engineer at GLOBALFOUNDRIES Singapore

SPIE Involvement:

Author

Publications (5)

Proceedings Article | 26 June 2003 Paper

Tool-to-tool matching in photolithography: process control of CD and pitch

Luke Ng, WenZhen Zhou

Proceedings Volume 5040, (2003) https://doi.org/10.1117/12.485317

KEYWORDS: Critical dimension metrology, Sensor calibration, Process control, Photomasks, Semiconducting wafers, Lithography, Scanners, Optical lithography, Manufacturing, Optical proximity correction

Read Abstract +

Control of the transistor gate critical dimension (CD) on the order of a few nanometers is a top priority in many advanced fabs like Chartered. Each nanometer deviation from the targeted gate length implicitly means that the operational speed of the devices are also affected. In transistors, for example, when the post-etch gate CD is too small, the threshold voltage shift and leakage current can render the device inoperative. Increasingly, advances in logic devices are requiring technological improvements, and fab economics are necessitating greater productivity. In an automated foundry environment, the target gate CD can be achieved in more than one way. For example, using in-line process control by linking the lithography and etch tools can improve CD performance beyond what each individual tool can achieve. In this approach, the etch process is used to compensate for incoming CD variation and reduce final wafer-to-wafer CD variation. However, this feed-forward approach of CD control involves a one-time heavy investment in integrated optical CD (OCD) metrology as well as an integrated server to feedback process control that will automatically adjust tools and process steps in high-volume, wafer-fabrication lines. The other considerations are the time involved in retrofitting and the complexity of qualifying these integrated tools after retrofit. A second way to do it is to change the sigma slightly to match tool to tool. But by so doing, process window parameters like DOF and such are also affected. This technique is adopted by many ASML users as the new ASML illumination setting (new NA/Sigma) is fairly easy to set up. However, the problem is that it makes the system unmanageable on large scale especially in a foundry environment. The work done here involves seeking a more economical approach of CD control without modifying the hardware of existing tool set to pave the path for a more demanding CD matching requirement between lithography tools. It is necessary not only to ensure the same process exposure conditions used from different tools to achieve a good CD matching for large scale manufacturing, but also to ensure the same CD matching performance for some critical pitches if not all. This is important for a foundry which runs a myraid range of products having different line pitches for different gate layers. DUV optical lithography has met the shrinking CD requirements for 0.13um technology node. The introduction of Optical Proximity Correction (OPC) on the reticle, has further prolonged the binary mask life. The procedure provided herein attempts to render tool dedication as a result of non-compatibility of OPC design rule unnecessary. In this paper, the authors will present the challenges faced in the course of matching the lithography tool set for the large scale manufacturability in terms of stepper energy and iso-dense CD bias, such that the exposure dose requested and the real dose applied on the wafer level is the same for any one process tool set and is within the tolerable range of iso-dense CD bias of 4nm.

Proceedings Article | 2 June 2003 Paper

Total process control of alignment and overlay for metal layer

Wenzhan Zhou, ZhiQiang Li, Luke Ng, Teng Ng, Hui Kow Lim

Proceedings Volume 5038, (2003) https://doi.org/10.1117/12.482651

KEYWORDS: Optical alignment, Semiconducting wafers, Overlay metrology, Metals, Sensors, Process control, Tungsten, Edge detection, Image processing, Chemical mechanical planarization

Read Abstract +

Proceedings Article | 2 June 2003 Paper

Simulation study of process control by multistructure CD measurement

Wenzhan Zhou, Luke Ng, Carol Yap

Proceedings Volume 5038, (2003) https://doi.org/10.1117/12.482669

KEYWORDS: Critical dimension metrology, Process control, Semiconducting wafers, Lithography, Cadmium, Optical lithography, Photoresist materials, Metrology, Finite element methods, Photoresist processing

Read Abstract +

Proceedings Article | 2 June 2003 Paper

Optimization of developing uniformity by resist thickness measurement

Wenzhan Zhou, Luke Ng, Carol Yap

Proceedings Volume 5038, (2003) https://doi.org/10.1117/12.483431

KEYWORDS: Critical dimension metrology, Semiconducting wafers, Photoresist materials, Deep ultraviolet, Optical lithography, Photoresist processing, Photoresist developing, Surface roughness, Reflectivity, Data centers

Read Abstract +

Proceedings Article | 24 July 2002 Paper

Defect density control on "satellite spots" or chemical stains for deep-UV resist process

Luke Ng, Hui Kow Lim

Proceedings Volume 4690, (2002) https://doi.org/10.1117/12.474268

KEYWORDS: Satellites, Semiconducting wafers, Deep ultraviolet, Photoresist processing, Etching, Reticles, Polymers, Water, Photomasks, Process modeling

Read Abstract +

Satellite spots defects of size less than 1um are being experienced with UV series positive deep-UV photo resists at Chartered and it is believed to be formed as a result of the insoluble resist residue remaining on the BARC after the developing process. Though these defects reported are by far cosmetic defects that are not transferred after etch, we expect the results presented here to be significant and applicable to smaller geometries and to 12-inch wafer fabs. Figure 1 shows a typical satellite spots defect found in the open area where there are no resist patterns after the developing process. The spinning cycle of the developing process is thought to make the aqueous resist-developer dissolution adhere to the surface of the BARC in a satellite-like formation. In a small geometry on a patterned wafer under microgravity environment, the Marangoni convection occurs in the thin resist-developer dissolution during developing causing the micro dry spots in the dissolution under the spreading developer. The high surface tension of the deep-UV resists is believed to make it more difficult to remove after the hard bake process. The probabilistic model for the mechanism of resist-developer dissolution provides a theoretical backing to the resolution of satellite spots defect and it adequately accounts for the dissolution behavior of poly (hydroxystyrene) (PHS). Different developing recipes ranging from DI-water pre-wet, developer pre-wet, to high spin speed during DIW rinse were being investigated to find out the effectiveness in removing satellite spots. The combination of extended DIW rinse time, without resorting to high spin speed or high acceleration, and double developer puddling programs produce the lowest counts with the TMAH developer. Considerable defect density improvement after the developing process can be realized using the above control methodology. Although no significant yield improvement can be achieved at the present 0.25micrometers technology in Chartered, we believe that the results presented here will become significant as the Company moves towards smaller geometries.

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years