KEYWORDS: Data storage, Clocks, Signal processing, Sensors, Data acquisition, Video, Data processing, Digital signal processing, Digital electronics, Logic
High data transfer rate has been demanded for data storage devices along increasing the storage capacity. In order to
increase the transfer rate, high-speed data processing techniques in read-channel devices are required. Generally, parallel
architecture is utilized for the high-speed digital processing. We have developed a new architecture of Interpolated
Timing Recovery (ITR) to achieve high-speed data transfer rate and wide capture-range in read-channel devices for the
information storage channels. It facilitates the parallel implementation on large-scale-integration (LSI) devices.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.