Real-time evolvable systems are possible with a hardware implementation of Genetic Algorithms (GA). We report the
design of an IP core that implements a general purpose GA engine which has been successfully synthesized and verified
on a Xilinx Virtex II Pro FPGA Device (XC2VP30). The placed and routed IP core has an area utilization of only 13%
and clock speed of 50MHz. The GA core can be customized in terms of the population size, number of generations,
cross-over and mutation rates, and the random number generator seed. The GA engine can be tailored to a given
application by interfacing with the application specific fitness evaluation module as well as the required storage memory
(to store the current and new populations). The core is soft in nature i.e., a gate-level netlist is provided which can be
readily integrated with the user's system. The GA IP core can be readily used in FPGA based platforms for space and
military applications (for e.g., surveillance, target tracking). The main advantages of the IP core are its programmability,
small footprint, and low power consumption. Examples of concept systems in sensing and surveillance domains will be
presented.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.