Mr. Suting Chen Profile

Suting Chen

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 6 August 2009 Paper

Intelligent real-time CCD data processing system based on variable frame rate

Su-ting Chen

Proceedings Volume 7384, 73840P (2009) https://doi.org/10.1117/12.834948

KEYWORDS: Charge-coupled devices, Field programmable gate arrays, Data processing, Video, Clocks, CCD cameras, Data storage, Data conversion, Control systems, Global Positioning System

Read Abstract +

In order to meet the need of image shooting with CCD in unmanned aerial vehicles, a real-time high resolution CCD data processing system based on variable frame rate is designed. The system is consisted of three modules: CCD control module, data processing module and data display module. In the CCD control module, real-time flight parameters (e.g. flight height, velocity and longitude) should be received from GPS through UART (Universal Asynchronous Receiver Transmitter) and according to the corresponding flight parameters, the variable frame rate is calculated. Based on the calculated variable frame rate, CCD external synchronization control impulse signal is generated in the control of FPGA and then CCD data is read out. In the data processing module, data segmentation is designed to extract ROI (region of interest), whose resolution is equal to valid data resolution of HDTV standard conforming to SMPTE (1080i). On one hand, Ping-pong SRAM storage controller is designed in FPGA to real-time store ROI data. On the other hand, according to the need of intelligent observing, changeable window position is designed, and a flexible area of interest is obtained. In the real-time display module, a special video encoder is used to accomplish data format conversion. Data after storage is packeted to HDTV format by creating corresponding format information in FPGA. Through inner register configuration, high definition video analog signal is implemented. The entire system has been implemented in FPGA and validated. It has been used in various real-time CCD data processing situations.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years