KEYWORDS: Video, Video processing, Switching, Video compression, Video coding, Computer simulations, Telecommunications, Visualization, Medical imaging, Parallel processing
Asynchronous pipeline structure is adopted for the real-time video decoder design because of its better performance
when the stage processing times are irregular. However, the structure requires a lot of memories, the invaluable resource
on chip, to buffer data and parameters between modules. To solve this problem, a specially designed switching buffer
module is used between stages instead of traditional FIFO, and the module can also take some buffering function in each
stage, which helps to reduce the utilization of memory. An H.264 decoder with the proposed structure was implemented.
Compared to decoder without improved structure, the experimental decoder can save nearly 50% memory and 31% I/O
operations between stages.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.