Paper
1 November 1989 NTSC-CIF Mutual Conversion Processor
Shinji Nishimura, Hideo Kuroda, Yutaka Suzuki, Toshio Tsuchiya
Author Affiliations +
Proceedings Volume 1199, Visual Communications and Image Processing IV; (1989) https://doi.org/10.1117/12.970098
Event: 1989 Symposium on Visual Communications, Image Processing, and Intelligent Robotics Systems, 1989, Philadelphia, PA, United States
Abstract
An NTSC-CIF mutual conversion processor is developed that consists of just four VLSI chips, and external four frame memories and five field memories. The new processor can reversibly convert NTSC signals into any one of the four CIF formats. The processor replaces conventional systems consisting of several hundred chips with commensurately lower cost and power consumption. Many circuit devices are developed for the processor. A new PLL circuit, similar to a "tanlock loop" for color demodulation, detects phase error between input and local color sub-carrier by looking up a ROM table. By limiting the detectable phase error range to +/- 45 degrees, the ROM capacity is drastically reduced to 1/146 of that needed for +/- 90 degrees. In order to avoid picture degradation, parallel different band-width filters are adopted. Coefficient sets of horizontal and vertical filters are shared by the four formats. A pre-filter smoothes motion and reduces noise. It utilizes the double buffer frame memories to minimize the required external memory capacity. The VLSI chips are constructed with the advanced Bi-CMOS technology. A 0.8 micron design rule is used and the die size is 144 mm2. A 208-pin PGA package format is used.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shinji Nishimura, Hideo Kuroda, Yutaka Suzuki, and Toshio Tsuchiya "NTSC-CIF Mutual Conversion Processor", Proc. SPIE 1199, Visual Communications and Image Processing IV, (1 November 1989); https://doi.org/10.1117/12.970098
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Video

Demultiplexers

Digital signal processing

Clocks

Very large scale integration

Image processing

RELATED CONTENT

Direct video acquisition by digital signal processors
Proceedings of SPIE (August 12 1992)
Method for removing background regions from moving images
Proceedings of SPIE (November 01 1991)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
FFT on reconfigurable hardware
Proceedings of SPIE (September 19 1995)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top