Paper
28 October 1994 Architecture of a complex arithmetic processor for communication signal processing
Susan L. Gilfeather, John B. Gehman Jr., Calvin Harrison
Author Affiliations +
Abstract
The Complex Arithmetic Processor (CAP) is a high performance, single chip Digital Signal Processor optimized for communication signal processing operations. The CAP VLSI provides the communication system building block necessary to meet the increased signal processing requirements of complex modulation types, voice and image compression while maintaining the requirement for small, low power implementations. The chip is intended for high speed, low power digital communication system applications such as hand held spread spectrum communications systems. The CAP architecture has been developed specifically for the complex arithmetic functions required in communication signal processing. The CAP is a software programmable, highly integrated parallel array of processors containing the arithmetic resources, memories, address generation, bit manipulation and logic functions necessary to support the sophisticated processing required in advanced communication equipment. The CAP executes a 1024 point complex Fast Fourier Transform in 131 microseconds.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Susan L. Gilfeather, John B. Gehman Jr., and Calvin Harrison "Architecture of a complex arithmetic processor for communication signal processing", Proc. SPIE 2296, Advanced Signal Processing: Algorithms, Architectures, and Implementations V, (28 October 1994); https://doi.org/10.1117/12.190874
Lens.org Logo
CITATIONS
Cited by 11 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Signal processing

Very large scale integration

Clocks

Process control

Telecommunications

Data processing

RELATED CONTENT

Design of digital piano audio signal transmission
Proceedings of SPIE (May 06 2022)
A data management layer for parallel matrix computation
Proceedings of SPIE (January 05 2007)
32b RISC/DSP media processor: MediaDSP3201
Proceedings of SPIE (March 08 2005)
Parallel DSP with memory and I/O processors
Proceedings of SPIE (September 21 1998)

Back to Top