Paper
4 August 2009 Research and design of high speed mass image storage system
Yu-feng Li, Rong-kun Xue, Fei Liang
Author Affiliations +
Abstract
The design of the high mass image storage system is introduced using DSP, FPGA and Flash structure. Texas Instruments Corporation DSP chip (TMS320VC5509APEG) is used as the main controller, Samsung's Flash chips (K9F2G08U0M) used as the main storage medium, and the Xilinx Corporation FPGA chip (XCV600E) used as logic control modules. In this system, Storage module consists of 32 Flash memory chips, which are divided into 8 groups that correspond to 8-level pipeline. The 4-Flash memory chip forms a basic 32-bit memory module. The entire system storage space is 64 G bit. Through simulation and verification, the storage speed is up to 352Mbps and readout speed is up to 290Mbps, it can meet the demand to the high-speed access, and which has strong environmental adaptability.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yu-feng Li, Rong-kun Xue, and Fei Liang "Research and design of high speed mass image storage system", Proc. SPIE 7383, International Symposium on Photoelectronic Detection and Imaging 2009: Advances in Infrared Imaging and Applications, 73831V (4 August 2009); https://doi.org/10.1117/12.836717
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Computer programming

Data storage

Field programmable gate arrays

Logic

Focus stacking software

Image storage

RELATED CONTENT

TMS320C8x family architecture and future roadmap
Proceedings of SPIE (June 07 1996)
Comparison of modular multipliers on FPGAs
Proceedings of SPIE (December 24 2003)
Development of DSP and FPGA based 4-axis motion controller
Proceedings of SPIE (December 28 2010)
SEU mitigation strategies for SRAM-based FPGA
Proceedings of SPIE (August 15 2011)

Back to Top