Paper
14 September 2010 Acceleration of feature extraction for FPGA-based speech recognition
Vytautas Arminas, Gintautas Tamulevicius, Dalius Navakauskas, Edgaras Ivanovas
Author Affiliations +
Proceedings Volume 7745, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010; 774511 (2010) https://doi.org/10.1117/12.872081
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010, 2010, Wilga, Poland
Abstract
The paper describes a field programmable gate array implementation of the main part of speech recognition system - feature extraction. In order to accelerate recognition the whole cepstral analysis scheme is implemented in hardware by the use of intellectual property cores. Two field programmable gate array devices are used for evaluation. Comparative experimental results of four different implementations are presented. They grounds achieved 29 times faster speech analysis in comparison with software based analysis subsystem.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Vytautas Arminas, Gintautas Tamulevicius, Dalius Navakauskas, and Edgaras Ivanovas "Acceleration of feature extraction for FPGA-based speech recognition", Proc. SPIE 7745, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2010, 774511 (14 September 2010); https://doi.org/10.1117/12.872081
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Feature extraction

Speech recognition

Statistical analysis

Analytical research

Signal processing

Fourier transforms

Back to Top