Novel on chip-interconnection structures for giga-scale integration VLSI ICS

Usha Rani Nelakuditi; S. N. Reddy

doi:10.1117/12.2012451

28 January 2013 Novel on chip-interconnection structures for giga-scale integration VLSI ICS

Usha Rani Nelakuditi, S. N. Reddy

Proceedings Volume 8760, International Conference on Communication and Electronics System Design; 876025 (2013) https://doi.org/10.1117/12.2012451
Event: International Conference on Communication and Electronics System Design, 2013, Jaipur, India

Abstract

Based on the guidelines of International Technology Roadmap for Semiconductors (ITRS) Intel has already designed and manufactured the next generation product of the Itanium family containing 1.72 billion transistors. In each new technology due to scaling, individual transistors are becoming smaller and faster, and are dissipating low power. The main challenge with these systems is wiring of these billion transistors since wire length interconnect scaling increases the distributed resistance-capacitance product. In addition, high clock frequencies necessitate reverse scaling of global and semi-global interconnects so that they satisfy the timing constraints. Hence, the performances of future GSI systems will be severely restricted by interconnect performance. It is therefore essential to look at interconnect design techniques that will reduce the impact of interconnect networks on the power, performance and cost of the entire system. In this paper a new routing technique called Wave-Pipelined Multiplexed (WPM) Routing similar to Time Division Multiple Access (TDMA) is discussed. This technique is highly useful for the current high density CMOS VLSI ICs. The major advantages of WPM routing technique are flexible, robust, simple to implement, and realized with low area, low power and performance overhead requirements.

Citation Download Citation

Usha Rani Nelakuditi and S. N. Reddy "Novel on chip-interconnection structures for giga-scale integration VLSI ICS", Proc. SPIE 8760, International Conference on Communication and Electronics System Design, 876025 (28 January 2013); https://doi.org/10.1117/12.2012451

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available